A current-mode cell based on the square-law characteristic of MOS transistors in saturation is revisited to extend its functionality. The original structure was reported to provide squaring operation [1] . However, biasing the circuit differently it is able to achieve the inverse operation and to perform also as a geometric-mean/square-rooter. This is illustrated with experimental results.
INTRODUCTION
Current-mode circuits are providing attractive and elegant solutions for analog computation and signal processing. While addition and subtraction are very simply performed in the current domain, the ease of implementing other operations depends widely on the transistor employed and its region of operation. Circuits based on the square-law characteristic of MOS transistors in saturation have been specially studied since they are compatible with standard digital technologies and can achieve a high dynamic range and speed [2] . Of particular interest are those circuits which involves the four-transistor translinear loops of Fig. 1 [3] . Square/dividers [2] and square-rooting circuits [4, 5] have been proposed based on the cell in Fig. 1a , and more elaborate structures have been designed combining these squaring circuits [2, 6] . A drawback of the structure in Fig. 1a is that floating wells must be used to remove the body effect. On one hand, this leads to wellsubstrate capacitance that can reduce the frequency range by an order of magnitude. On the other hand, this forces some technologies to employ PMOS transistors, which have a lower mobility and a larger mobility reduction effect than NMOS devices [2] . The above problems are avoided by the cell in Fig. 1b since it is insensitive to the body effect. Based on it, a square/divider circuit has been also proposed [1] . It has been used in a four-quadrant current multiplier [1] and a bi-dimensional vector-magnitude computing circuit [3] .
We have further exploited the features of this last cell (Fig. 1b) to obtain a circuit which, depending on its input current, can result in the square/divider circuit proposed in [1] or can perform as a geometric-mean/square-rooting circuit. Consequently, inverse operations such as squaring and square-rooting are provided by the same circuit, without resorting to the use of opamp-feedback configurations, as proposed in [7] . Moreover, the proposed circuit can also act as an absolute-value operator.
CIRCUIT DESCRIPTION AND OPERATION
The circuit here proposed has a current-mode interface of three inputs and one output, as shown in Fig. 2 . Applying Kirchhoff's voltage law to the four-matched-transistor loop (V gs1 +V gs2 =V gs3 +V gs4 ) and using the simple square-law model for the transistors M 1 -M 4 , it follows that: where β (=µC ox W/L) is assumed equal for the transistors in the loop.
If transistors M 1 -M 4 have a sufficiently long and wide channel, their threshold voltages, V Ti , are only dependent on source-bulk voltage, so that V T1 is equal to V T4 and V T2 to V T3 . Equation (1) is then simplified as:
Squaring equation (2) Advantages of the reported circuit are its quality of being insensitive (in a first-order approximation) to temperature and IC processing, since it is a MOS translinear block, and its wide bandwidth due to its low impedance nodes, small voltage swings, and avoidance of well capacitance, since it is based on the cell of Fig. 1b . Similar to current mirrors, its -3db bandwidth typically depends on currents involved (bias or signal currents) and geometries of the devices.
EXPERIMENTAL RESULTS
The proposed circuit has been integrated in a 2.4-µm CMOS process. Its inherent symmetry leads to a symmetrical layout, which is attractive to improve transistor matching. Choosing W/L=64µm/8µm for M 3 and M 4 and 32µm/8µm for all the others, the total active area is 0.033mm 2 . A die photograph is shown in Fig. 3a. Fig. 3b shows the measured
DC characteristic of the circuit performing as a square-rooter, I o =2(I a I b ) 1/2 , with I b changing from 2.5 µΑ to 25 µΑ in steps of 2.5 µΑ. For this input range, the error can be summarized as an output offset of 0.3 µΑ (0.6% of the maximum output current, 50 µΑ) and a deviation from an ideal behaviour below 0.8 µΑ (1.6%). Operation as a squarer, I o =2I ab +I c 2 /16I ab , is illustrated in Fig. 3c . It corresponds to I ab with a value of 3.125 µΑ. Deviation from an ideal response is below 1.62% over the entire input current range, which is limited to + 8I ab according to equation (4) and the geometries of the transistors in the translinear loop. Performance of the circuit as an absolute-value operator, I o =|I c |-2I ab , is illustrated in Fig. 3d . It shows an output offset of 0.5 µΑ, due to the term 2I ab , and a deviation less than 1.08% of the maximum output current.
SUMMARY AND CONCLUSIONS
We have presented a versatile MOS translinear circuit. Depending on its input currents, it operates similarly to the squarer circuit proposed in [1] , it achieves the inverse operation and performs as a square-rooter, or it acts as an absolute-value operator. Experimental results show that these operations are carried out with deviations below 1.6% of the maximum output current. 
